

New!

## Model 3320

## 2-Ch. 3.0 GHz A/D, 2-Ch. 2.8 GHz D/A wth Virtex-7 - FMC



### Features

- Sold as the:
  - [FlexorSet Model 5973-320](#)
  - [FlexorSet Model 7070-320](#)
- Supports Xilinx Virtex-7 VXT FPGAs
- GateXpress supports dynamic FPGA reconfiguration across PCIe
- Two 3.0 GHz\* A/Ds
- Two 2.8 GHz\* D/As
- Two digital downconverters
- Two digital upconverters
- 4 GB of DDR3 SDRAM
- Sample clock synchronization to an external system reference
- VITA 57 FMC compatible
- Ruggedized and conduction-cooled versions available

### General Information

The Flexor™ Model 3320 is a multichannel, high-speed data converter FMC. It is suitable for connection to RF or IF ports of a communications or radar system. It includes two 3.0 GHz A/Ds, two 2.8 GHz D/As, programmable clocking and multiboard synchronization for support of larger high-channel-count systems.

The 3320 is sold as a complete turnkey data acquisition and signal generation solution as the FlexorSet™ 5973-320 3U VPX or the FlexorSet 7070-320 PCIe board. For applications that require custom processing, the FlexorSets are ideal for IP development and deployment.

### Performance of the Model 3320

The true performance of the 3320 can be unlocked only when used with the Pentek Model 5973 or Model 7070 FMC carriers. With factory-installed IP, the board-set provides a turnkey data acquisition subsystem eliminating the need to create any FPGA IP. Installed features include flexible A/D acquisition, programmable linked-list DMA engines, and D/A waveform playback IP modules.

Designed to allow users to optimize data conversion rates and modes for specific application requirements, the FlexorSet provides preconfigured conversion profiles. Users can use these profiles which include: digital downconverter and digital upconverter modes, conversion resolution and A/D and D/A sample rates, or program their own profiles. In addition to supporting PCIe Gen. 3 as a native interface, the FlexorSet includes optional copper and optical connections to the Virtex-7 FPGA for custom I/O.

### A/D and Digital Downconverter Stage

The front end accepts two analog RF or IF inputs on front-panel connectors with

transformer-coupling into a Texas Instruments ADC32RF45 dual channel A/D. With dual built-in digital downconverters and programmable decimations, the converter serves as an ideal interface for a range of radar, signal intelligence and electronic countermeasures applications. The ADC32RF45 can operate within a range of different conversion speeds and resolutions. See the table on the last page for supported modes.


### A/D Acquisition IP Modules

With the 3320 installed on either the 5973 or the 7070 carrier, the board-set features two A/D Acquisition IP Modules for easily capturing and moving data. Each module can receive data from either of the two A/Ds, a test signal generator or from the two D/A waveform playback IP modules in loopback mode.

Each IP module can have an associated memory bank on the FMC carrier for buffering data in FIFO mode or for storing data in transient capture mode. All memory banks are supported with DMA engines for easily moving A/D data through the FMC carrier's PCIe interface.

These powerful linked-list DMA engines are capable of a unique acquisition gate-driven mode. In this mode, the length of a transfer performed by a link definition need not be known prior to data acquisition; rather, it is governed by the length of the acquisition gate. This is extremely useful in applications where an external gate drives acquisition and the exact length of that gate is not known or is likely to vary.

For each transfer, the DMA engine can automatically construct metadata packets containing A/D channel ID, a sample-accurate time stamp and data-length information. These actions simplify the host processor's job of identifying and executing on the data. ➤



\* See last page for configuration profiles

### ► Digital Upconverter and D/A Stage

Two Texas Instruments DAC39J84 D/As accept two baseband real or complex data streams from the FPGA. Each stream then passes through the upconvert, interpolate and D/A stages of the converter.

When operating as DUCs (digital upconverters), the converters interpolate and translate real or complex baseband input signals to a programmable IF center frequency. The data is then delivered to the dual 16-bit D/A converter stages. Analog outputs are through front panel connectors.

If translation is disabled, the D/As act as interpolating 16-bit D/As with output sampling rates up to 2.8 GHz. In both modes the D/As provide interpolation factors from 1x to 16x.

### D/A Waveform Playback IP Modules

A Texas Instruments DAC39J84 D/A accepts two baseband real or complex data streams from the FPGA. Each stream then passes through the upconvert, interpolate and D/A stages of the converter.

When operating as DUCs (digital upconverters), the converters interpolate and translate real or complex baseband input signals to a programmable IF center frequency. The data is then delivered to the dual 16-bit D/A converter stages. Analog outputs are through front panel connectors.

If translation is disabled, the D/As act as interpolating 16-bit D/As with output sampling rates up to 2.8 GHz. In both modes the D/As provide programmable interpolation.

### Clocking and Synchronization

The 3320 architecture includes a timing bus generator, responsible for providing clocking to the data converters, FPGA and all synchronization circuits. When paired with the 5973 or the 7070, the FlexorSet's built-in functions include setup and support of the timing generator to produce the pre-defined data conversion profiles. This simplifies operation by allowing users to easily change profiles through software.

The timing bus generator has a built-in frequency synthesizer that allows the board to operate without the need for an external sample clock. If users prefer, an external clock can be accepted on a front panel coax connector. In addition, the connector can be programmed to accept a 10 MHz system reference, locking the on-board clock to the reference that enables synchronization across multiple boards.

A front panel LVTTTL Gate/Trigger/Sync connector is also included on the board. Users can program the connector's function to operate in one of three modes to match the application requirements.

### ReadyFlow Board Support Package

When used with the 5973 or the 7070, Pentek's ReadyFlow<sup>®</sup> BSP provides control of all the 3320's hardware and IP-based functions. Ready to run examples and a fully-sourced C library provide a quick-start and powerful platform to create custom applications. ReadyFlow is compatible with Windows and Linux operating systems.

### Extendable IP Design

For applications that require specialized functions, users can install their own custom IP for data processing. Pentek's GateFlow<sup>®</sup> FPGA Design Kits include all of the factory-installed Virtex-7-based 5973/320 or 7070/320 modules as documented source code. Using Xilinx Vivado tools, developers can integrate their own IP with the Pentek factory-installed functions or use the GateFlow kit to completely replace the Pentek 5973/7070 IP with their own.

### FMC Interface

The Model 3320 complies with the VITA 57 High-Pin Count FMC specification. The interface provides all data, clocking, synchronization, control and status signals between the 3320 and the FMC carrier. ►

## ► Model 3320 Specifications

### Front Panel Analog Signal Inputs

**Input Type:** Transformer-coupled, front panel SSMC connectors

**Transformer Type:** Mini-Circuits TC1-1-13M

**Full Scale Input:** +6.6 dBm into 50 ohms

**3 dB Passband:** 4.5 to 3000 MHz

### A/D Converters

**Type:** Texas Instruments ADC32RF45

**Sampling Rate and Resolution:** See table below

### Front Panel Analog Signal Outputs

**Output Type:** Transformer-coupled, front panel SSMC connectors

**Transformer Type:** Coil Craft WBC4-14L

**Full-Scale Output:** +4 dBm into 50 ohms

**3 dB Passband:** 1.5 MHz to 1200 MHz

### D/A Converters

**Type:** Texas Instruments DAC39J84

**Sampling Rate and Resolution:** See table below

**Sample Clock Sources:** Timing bus generator provides A/D and D/A clocks

### Timing Bus Generator

**Clock Source:** Selectable from on-board frequency synthesizer or front panel external clock

**Synchronization:** Frequency synthesizer can be locked to an external 10 MHz PLL system reference

### External Clock

**Type:** Front panel SSMC connector, sine wave, 0 to +10 dBm, AC-coupled, 50 ohms

### External Trigger Input

**Type:** Front panel SSMC connector

**Function:** Programmable functions include: trigger, gate, sync and PPS

**Environmental:** Level L1 & L2 air-cooled, Level L3 conduction-cooled, ruggedized

**Size:** 3.937 in. x 6.717 in. (100 mm x 170.6 mm)

## Model 8266

The Model 8266 is a fully-integrated PC development system for Pentek Cobalt, Onyx and Flexor PCI Express boards. It was created to save engineers and system integrators the time and expense associated with building and testing a development system that ensures optimum performance of Pentek boards.

## Model 8267

The Model 8267 is a fully-integrated VPX development system for Pentek Cobalt, Onyx and Flexor VPX boards. It was created to save engineers and system integrators the time and expense associated with building and testing a development system that ensures optimum performance of Pentek boards.



## Ordering Information

Model	Description
3320	2-Channel 3.0 GHz A/D, 2-Channel 2.8 GHz D/A - FMC

Contact Pentek for availability of rugged and conduction-cooled versions

Model	Description
8266	PC Development System See 8266 Datasheet for Options
8267	VPX Development System See 8267 Datasheet for Options

Pre-configured Conversion Profiles\*

Converter Sample Rate	A/D Converter				D/A Converter		
	Output Resolution	Decimation	Output Data Rate**	Real / Complex	Interpolation	Input Data Rate**	Real / Complex
3.0 GHz	16 bit	4	3.0 GB/sec	complex	n/a	n/a	n/a
2.8 GHz	16 bit	4	2.8 GB/sec	complex	2	5.6 GB/sec	complex
2.8 GHz	16 bit	4	2.8 GB/sec	complex	4	2.8 GB/sec	complex
2.5 GHz	12 bit	bypass	5.0 GB/sec	real	n/a	n/a	n/a
2.0 GHz	14 bit	bypass	4.0 GB/sec	real	2	4.0 GB/sec	complex
2.0 GHz	14 bit	bypass	4.0 GB/sec	real	2	2.0 GB/sec	real
1.0 GHz	14 bit	bypass	2.0 GB/sec	real	1	2.0 GB/sec	real

\* Other modes can be custom-configured by the user

\*\* Per channel, output data rates are subject to maximum PCIe bus speeds of the host computer

New!

# FlexorSet Model 5973-320

## 2-Ch. 3.0 GHz A/D, 2-Ch. 2.8 GHz D/A wth Virtex-7 - 3U VPX



Model 5973-320



### Features

- Supports Xilinx Virtex-7 VXT FPGAs
- GateXpress supports dynamic FPGA reconfiguration across PCIe
- Two 3.0 GHz\* A/Ds
- Two 2.8 GHz\* D/As
- Two digital downconverters
- Two digital upconverters
- 4 GB of DDR3 SDRAM
- Sample clock synchronization to an external system reference
- PCI Express (Gen. 1, 2 & 3) interface up to x8
- User-configurable gigabit serial interface
- Optional optical Interface for gigabit serial interboard communication
- Optional LVDS connections to the Virtex-7 FPGA for custom I/O
- Compatible with several VITA standards including: VITA-46, VITA-48, VITA-66.4 and VITA-65 (OpenVPX™ System Specification)
- Ruggedized and conduction-cooled versions available

### General Information

Model 5973-320 is a member of the Flexor® family of high-performance 3U VPX boards based on the Xilinx Virtex-7 FPGA.

As a FlexorSet™ integrated solution, the Model 3320 FMC is factory-installed on the 5973 FMC carrier. The required FPGA IP is installed and the board set is delivered ready for immediate use.

The delivered FlexorSet is a multichannel, high-speed data converter and is suitable for connection to the RF or IF ports of a communications or radar system. Its built-in data capture and playback features offer an ideal turnkey solution as well as a platform for developing and deploying custom FPGA-processing IP.

Designed to allow users to optimize data conversion rates and modes for specific application requirements, the FlexorSet provides preconfigured conversion profiles. Users can use these profiles which include: digital downconverter and digital upconverter modes, conversion resolution and A/D and D/A sample rates, or program their own profiles. In addition to supporting PCIe Gen. 3 as a native interface, the Model 5973-320 includes optional copper and optical connections to the Virtex-7 FPGA for custom I/O.


### The Flexor Architecture

Based on the proven design of the Pentek Onyx family of Virtex-7 products, the 5973 FMC carrier retains all the key features of that family. As a central foundation of the board architecture, the FPGA has access to all data and control paths of both the carrier board and the FMC module, enabling factory-installed functions that include data multiplexing, channel selection, data packing, gating, triggering and memory control.

When delivered as an assembled board set, the 5973-320 includes factory-installed applications ideally matched to the board's analog interfaces. The functions include two A/D acquisition IP modules for simplifying data capture and data transfer.

Each of the acquisition IP modules contains IP modules for DDR3 SDRAM memories.

The 5973-320 features two sophisticated D/A waveform playback IP modules. A linked-list controller allows users to easily play back to the D/As waveforms stored in either on-board or off-board host memory. Parameters including length of waveform, delay from playback trigger, waveform repetition, etc. can be programmed for each waveform. ➤



\* See last page for configuration profiles

**A/D Acquisition IP Modules**

The 5973-320 features two A/D Acquisition IP Modules for easy capture and data moving. Each IP module can receive data from any of the two A/Ds, a test signal generator or from the two D/A Waveform Playback IP modules in loopback mode.

Each IP module has an associated memory bank for buffering data in FIFO mode or for storing data in transient capture mode. All memory banks are supported with DMA engines for moving A/D data through the PCIe interface.

These powerful linked-list DMA engines are capable of a unique Acquisition Gate Driven mode. In this mode, the length of a transfer performed by a link definition need not be known prior to data acquisition; rather, it is governed by the length of the acquisition gate. This is extremely useful in applications where an external gate drives acquisition and the exact length of that gate is not known or is likely to vary.

For each transfer, the DMA engine can automatically construct metadata packets containing A/D channel ID, a sample accurate time stamp, and data length information. These actions simplify the host processor's job of identifying and executing on the data.

**D/A Waveform Playback IP Modules**

The 5973-320 factory-installed functions include two sophisticated D/A Waveform Playback IP modules. A linked-list controller allows users to easily playback waveforms stored in either on-board or off-board host memory to the two D/As.

Parameters including length of waveform, delay from playback trigger, waveform repetition, etc. can be programmed for each waveform. Up to 64 individual link entries per module can be chained together to create complex waveforms with a minimum of programming.

► In each playback module, up to 64 individual link entries can be chained together to create complex waveforms with a minimum of programming.

A controller for all data clocking and synchronization functions, a test signal generator, and a PCIe interface complete the factory-installed functions and enable the 5973-320 to operate as a turnkey solution without the need to develop any FPGA IP.

**Extendable IP Design**

For applications that require specialized functions, users can install their own custom IP for data processing. Pentek GateFlow® FPGA Design Kits include all of the factory-installed modules as documented source code. Developers can integrate their own IP with the Pentek factory-installed functions or use the GateFlow kit to completely replace the Pentek IP with their own.

**Xilinx Virtex-7 FPGA**

The 5973-320 can be optionally populated with one of two Virtex-7 FPGAs to match the specific requirements of the processing task. Supported FPGAs are VX330T or VX690T. The VX690T features 3600 DSP48E1 slices and is ideal for modulation/demodulation, encoding/decoding, encryption/decryption, and channelization of the signals between transmission and reception. For applications not requiring large DSP resources or logic, the lower-cost VX330T can be installed.

A 4X connection between the FPGA and the VPX P1 connector supports gigabit serial protocols.

Option -104 provides 16 pairs of LVDS connections between the FPGA and the VPX P2 connector for custom I/O.


Option -110 supports the VITA-66.4 standard that provides up to 12 optical duplex lanes to the backplane. With the installation of a serial protocol, the VITA-66.4 interface enables gigabit communications between boards independent of the PCIe interface.

**GateXpress for FPGA Configuration**

The Flexor architecture includes GateXpress®, a sophisticated FPGA-PCIe configuration manager for loading and reloading the FPGA. At power-up, GateXpress immediately presents a PCIe target for the host computer to discover, effectively giving the FPGA time to load from FLASH. This is especially important for larger FPGAs where the loading times can exceed the PCIe discovery window, typically 100 msec on many systems.

The board's configuration FLASH can hold four FPGA images. Images can be factory-installed IP or custom IP created by the user, and programmed into the FLASH via JTAG using Xilinx iMPACT or through the board's PCIe interface. At power-up the user can choose which image will load based on a hardware switch setting.

Once booted, GateXpress allows the user three options for dynamically reconfiguring the FPGA with a new IP image. The first option to load is an alternate image from FLASH through software control. The user selects the desired image and issues a reload command. ►



### Model 8267

The Model 8267 is a fully-integrated development system for Pentek Cobalt, Onyx and Flexor 3U VPX boards. It was created to save engineers and system integrators the time and expense associated with building and testing a development system that ensures optimum performance of Pentek boards.



► The second option is for applications where the FPGA image must be loaded directly through the PCIe interface. This is important in security situations where there can be no latent user image left in non-volatile memory when power is removed. In applications where the FPGA IP may need to change many times during the course of a mission, images can be stored on the host computer and loaded through PCIe as needed.

The third option, typically used during development, allows the user to directly load the FPGA through JTAG using Xilinx iMPACT.

In all three FPGA loading scenarios, GateXpress handles the hardware negotiation simplifying and streamlining the loading task. In addition, GateXpress preserves the PCIe configuration space allowing dynamic FPGA reconfiguration without needing to reset the host computer to rediscover the board. After the reload, the host simply continues to see the board with the expected device ID.

### Memory Resources

The 5973-320 architecture supports four independent DDR3 SDRAM memory banks. Each bank is 1 GB deep and is an integral part of the board's waveform playback capabilities, providing local storage for user waveforms.

### PCI Express Interface

The Model 5973-320 includes an industry-standard interface fully compliant with PCI Express Gen. 1, 2 and 3 bus specifications. Supporting PCIe links up to x8, the interface includes multiple DMA controllers for efficient transfers to and from the board.

### A/D Converter and Digital Downconverter Stage

The front end accepts two analog RF or IF inputs on front-panel connectors with transformer-coupling into a Texas Instruments ADC32RF45 dual channel A/D. With dual built-in digital downconverters and programmable decimations, the converter serves as an ideal interface for a range of radar, signal intelligence and electronic countermeasures applications. The ADC32RF45 can operate within a range of different conversion speeds and resolutions. See the table on next page for supported modes.

### Digital Upconverter and D/A Stage

A Texas Instruments DAC39J84 D/A accepts two baseband real or complex data streams from the FPGA. Each stream then passes through the upconvert, interpolate and D/A stages of the converter.

When operating as DUCs (digital upconverters), the converters interpolate and translate real or complex baseband input signals to a programmable IF center frequency. The data is then delivered to the dual 16-bit D/A converter stages. Analog outputs are through front panel connectors.

If translation is disabled, the D/As act as interpolating 16-bit D/As with output sampling rates up to 2.8 GHz. In both modes the D/As provide programmable interpolation.

### Clocking and Synchronization

The 3320 architecture includes a timing bus generator, responsible for providing clocking to the data converters, FPGA and all synchronization circuits. When paired with the 7070, the FlexorSet's built-in functions include setup and support of the timing generator to produce the predefined data conversion profiles. This simplifies operation by allowing users to easily change profiles through software.

The timing bus generator has a built in frequency synthesizer that allows the board to operate without the need of an external sample clock. If users prefer, an external clock can be accepted on a front panel coax connector. In addition, the connector can be programmed to accept a 10 MHz system reference, locking the on-board clock to the reference that enables synchronization across multiple boards.

A front panel LVTTTL Gate/Trigger/Sync connector is also included on the board. Users can program the connector's function to operate in one of three modes to match the application requirements. ►

**► Specifications**

**Front Panel Analog Signal Inputs**

**Input Type:** Transformer-coupled, front panel SSMC connectors  
**Transformer Type:** Mini-Circuits TC1-1-13M  
**Full Scale Input:** +6.6 dBm into 50 ohms  
**3 dB Passband:** 4.5 to 3000 MHz

**A/D Converters**

**Type:** Texas Instruments ADC32RF45  
**Sampling Rate and Resolution:** See table below

**Front Panel Analog Signal Outputs**

**Output Type:** Transformer-coupled, front panel SSMC connectors  
**Transformer Type:** Coil Craft WBC4-14L  
**Full-Scale Output:** +4 dBm into 50 ohms  
**3 dB Passband:** 1.5 MHz to 1200 MHz

**D/A Converters**

**Type:** Texas Instruments DAC39J84  
**Sampling Rate and Resolution:** See table below

**Sample Clock Sources:** Timing bus generator provides A/D and D/A clocks

**Timing Bus Generator**

**Clock Source:** Selectable from on-board frequency synthesizer or front panel external clock  
**Synchronization:** Frequency synthesizer can be locked to an external 10 MHz PLL system reference

**External Clock**

**Type:** Front panel SSMC connector, sine wave, 0 to +10 dBm, AC-coupled, 50 ohms

**External Trigger Input**

**Type:** Front panel SSMC connector  
**Function:** Programmable functions include: trigger, gate, sync and PPS

**Field Programmable Gate Array**

**Standard:** Xilinx Virtex-7 XC7VX330T-2  
**Option -076:** Xilinx Virtex-7 XC7VX690T-2

**Custom FPGA I/O**

4X gigabit links between the FPGA and the VPX P1 connector to support serial protocols.  
**Parallel (Option -104):** 16 pairs of LVDS connections between the FPGA and the VPX P2 connector for custom I/O  
**Optical (Option -110):** User configurable VITA-66.4, 12X (with VX690T) or 4X (with VX330T) duplex lanes

**Memory**

**Type:** DDR3 SDRAM  
**Size:** Four banks, 1 GB each  
**Speed:** 800 MHz (1600 MHz DDR)

**PCI-Express Interface**

**PCI Express Bus:** Gen. 1, 2 or 3: x4 or x8;  
**Environmental:** Level L1 & L2 air-cooled, Level L3 conduction-cooled, ruggedized  
**Size:** 3.937 in. x 6.717 in. (100 mm x 170.6 mm)

**Ordering Information**

Model	Description
5973-320	2-Channel 3.0 GHz A/D, 2-Channel 2.8 GHz D/A with Virtex-7 FPGA -3U VPX
<b>Options:</b>	
-076	XC7VX690T-2 FPGA
-104	LVDS FPGA I/O to VPX P2
-110	VITA-66.4 12X (with VX690T), 4X (with VX330T) optical interface

*Contact Pentek for availability of rugged and conduction-cooled versions*

Model	Description
8267	VPX Development System See 8267 Datasheet for Options

Converter Sample Rate	A/D Converter				D/A Converter		
	Output Resolution	Decimation	Output Data Rate**	Real / Complex	Interpolation	Input Data Rate**	Real / Complex
3.0 GHz	16 bit	4	3.0 GB/sec	complex	n/a	n/a	n/a
2.8 GHz	16 bit	4	2.8 GB/sec	complex	2	5.6 GB/sec	complex
2.8 GHz	16 bit	4	2.8 GB/sec	complex	4	2.8 GB/sec	complex
2.5 GHz	12 bit	bypass	5.0 GB/sec	real	n/a	n/a	n/a
2.0 GHz	14 bit	bypass	4.0 GB/sec	real	2	4.0 GB/sec	complex
2.0 GHz	14 bit	bypass	4.0 GB/sec	real	2	2.0 GB/sec	real
1.0 GHz	14 bit	bypass	2.0 GB/sec	real	1	2.0 GB/sec	real

\* Other modes can be custom-configured by the user  
 \*\* Per channel, output data rates are subject to maximum PCIe bus speeds of the host computer

*New!*

# FlexorSet Model 7070-320

## 2-Ch. 3.0 GHz A/D, 2-Ch. 2.8 GHz D/A with Virtex-7 - x8 PCIe



Model 7070-320



### General Information

Model 7070-320 is a member of the Flexor® family of high-performance PCIe boards based on the Xilinx Virtex-7 FPGA.

As a FlexorSet™ integrated solution, the Model 3320 FMC is factory-installed on the 7070 FMC carrier. The required FPGA IP is installed and the board set is delivered ready for immediate use.

The delivered FlexorSet is a multichannel, high-speed data converter and is suitable for connection to the RF or IF ports of a communications or radar system. Its built-in data capture and playback features offer an ideal turnkey solution as well as a platform for developing and deploying custom FPGA-processing IP.

Designed to allow users to optimize data conversion rates and modes for specific application requirements, the FlexorSet provides preconfigured conversion profiles. Users can use these profiles which include: digital downconverter and digital upconverter modes, conversion resolution and A/D and D/A sample rates, or program their own profiles. In addition to supporting PCIe Gen. 3 as a native interface, the Model 5973-320 includes optional copper and optical connections to the Virtex-7 FPGA for custom I/O.

### The Flexor Architecture

Based on the proven design of the Pentek Onyx family of Virtex-7 products, the 7070 FMC carrier retains all the key features of that family. As a central foundation of the board architecture, the FPGA has access to all data and control paths of both the carrier board and the FMC module, enabling factory-installed functions that include data multiplexing, channel selection, data packing, gating, triggering and memory control.


When delivered as an assembled board set, the 7070-320 includes factory-installed applications ideally matched to the board's analog interfaces. The functions include two A/D acquisition IP modules for simplifying data capture and data transfer.

Each of the acquisition IP modules contains IP modules for DDR3 SDRAM memories.

The 7070-320 features two sophisticated D/A waveform playback IP modules. A linked-list controller allows users to easily play back to the D/As waveforms stored in either on-board or off-board host memory. Parameters including length of waveform, delay from playback trigger, waveform repetition, etc. can be programmed for each waveform. ➤

### Features

- Supports Xilinx Virtex-7 VXT FPGAs
- GateXpress supports dynamic FPGA reconfiguration across PCIe
- Two 3.0 GHz\* A/Ds
- Two 2.8 GHz\* D/As
- Two digital downconverters
- Two digital upconverters
- 4 GB of DDR3 SDRAM
- Sample clock synchronization to an external system reference
- PCI Express (Gen. 1, 2 & 3) interface up to x8
- Optional optical Interface for gigabit serial interboard communication
- Optional LVDS connections to the Virtex-7 FPGA for custom I/O



\* See last page for configuration profiles

**A/D Acquisition IP Modules**

The 7070-320 features two A/D Acquisition IP Modules for easy capture and data moving. Each IP module can receive data from any of the two A/Ds, a test signal generator or from the two D/A Waveform Playback IP modules in loopback mode.

Each IP module has an associated memory bank for buffering data in FIFO mode or for storing data in transient capture mode. All memory banks are supported with DMA engines for moving A/D data through the PCIe interface.

These powerful linked-list DMA engines are capable of a unique Acquisition Gate Driven mode. In this mode, the length of a transfer performed by a link definition need not be known prior to data acquisition; rather, it is governed by the length of the acquisition gate. This is extremely useful in applications where an external gate drives acquisition and the exact length of that gate is not known or is likely to vary.

For each transfer, the DMA engine can automatically construct metadata packets containing A/D channel ID, a sample accurate time stamp, and data length information. These actions simplify the host processor's job of identifying and executing on the data.

**D/A Waveform Playback IP Modules**

The 7070-320 factory-installed functions include two sophisticated D/A Waveform Playback IP modules. A linked-list controller allows users to easily play back waveforms stored in either on-board or off-board host memory to the two D/As.

Parameters including length of waveform, delay from playback trigger, waveform repetition, etc. can be programmed for each waveform. Up to 64 individual link entries per module can be chained together to create complex waveforms with a minimum of programming.

► In each playback module, up to 64 individual link entries can be chained together to create complex waveforms with a minimum of programming.

A controller for all data clocking and synchronization functions, a test signal generator, and a PCIe interface complete the factory-installed functions and enable the 7070-320 to operate as a turnkey solution without the need to develop any FPGA IP.

**Extendable IP Design**

For applications that require specialized functions, users can install their own custom IP for data processing. Pentek GateFlow® FPGA Design Kits include all of the factory-installed modules as documented source code. Developers can integrate their own IP with the Pentek factory-installed functions or use the GateFlow kit to completely replace the Pentek IP with their own.

**Xilinx Virtex-7 FPGA**

The 7070-320 can be optionally populated with one of two Virtex-7 FPGAs to match the specific requirements of the processing task. Supported FPGAs are VX330T or VX690T. The VX690T features 3600 DSP48E1 slices and is ideal for modulation/demodulation, encoding/decoding, encryption/decryption, and channelization of the signals between transmission and reception. For applications not requiring large DSP resources or logic, the lower-cost VX330T can be installed.

Option -104 provides 16 pairs of LVDS connections between the FPGA and a card-edge connector for custom I/O.


Option -110 supports the VITA-66.4 standard that provides up to 12 optical duplex lanes to the backplane. With the installation of a serial protocol, the VITA-66.4 interface enables gigabit communications between boards independent of the PCIe interface.

**GateXpress for FPGA Configuration**

The Flexor architecture includes GateXpress®, a sophisticated FPGA-PCIe configuration manager for loading and reloading the FPGA. At power-up, GateXpress immediately presents a PCIe target for the host computer to discover, effectively giving the FPGA time to load from FLASH. This is especially important for larger FPGAs where the loading times can exceed the PCIe discovery window, typically 100 msec on many systems.

The board's configuration FLASH can hold four FPGA images. Images can be factory-installed IP or custom IP created by the user, and programmed into the FLASH via JTAG using Xilinx iMPACT or through the board's PCIe interface. At power-up the user can choose which image will load based on a hardware switch setting.

Once booted, GateXpress allows the user three options for dynamically reconfiguring the FPGA with a new IP image. The first option to load is an alternate image from FLASH through software control. The user selects the desired image and issues a reload command. ►



► The second option is for applications where the FPGA image must be loaded directly through the PCIe interface. This is important in security situations where there can be no latent user image left in non-volatile memory when power is removed. In applications where the FPGA IP may need to change many times during the course of a mission, images can be stored on the host computer and loaded through PCIe as needed.

The third option, typically used during development, allows the user to directly load the FPGA through JTAG using Xilinx iMPACT.

In all three FPGA loading scenarios, GateXpress handles the hardware negotiation simplifying and streamlining the loading task. In addition, GateXpress preserves the PCIe configuration space allowing dynamic FPGA reconfiguration without needing to reset the host computer to rediscover the board. After the reload, the host simply continues to see the board with the expected device ID.

### Memory Resources

The 7070-320 architecture supports four independent DDR3 SDRAM memory banks. Each bank is 1 GB deep and is an integral part of the board's waveform playback capabilities, providing local storage for user waveforms.

### PCI Express Interface

The Model 7070-320 includes an industry-standard interface fully compliant with PCI Express Gen. 1, 2 and 3 bus specifications. Supporting PCIe links up to x8, the interface includes multiple DMA controllers for efficient transfers to and from the board.

### A/D Converter and Digital Downconverter Stage

The front end accepts two analog RF or IF inputs on front-panel connectors with transformer-coupling into a Texas Instruments ADC32RF45 dual channel A/D. With dual built-in digital downconverters and programmable decimations, the converter serves as an ideal interface for a range of radar, signal intelligence and electronic countermeasures applications. The ADC32RF45 can operate within a range of different conversion speeds and resolutions. See the table on next page for supported modes.

### Digital Upconverter and D/A Stage

A Texas Instruments DAC39J84 D/A accepts two baseband real or complex data streams from the FPGA. Each stream then passes through the upconvert, interpolate and D/A stages of the converter.

When operating as DUCs (digital upconverters), the converters interpolate and translate real or complex baseband input signals to a programmable IF center frequency. The data is then delivered to the dual 16-bit D/A converter stages. Analog outputs are through front panel connectors.

If translation is disabled, the D/As act as interpolating 16-bit D/As with output sampling rates up to 2.8 GHz. In both modes the D/As provide programmable interpolation.

### Clocking and Synchronization

The 3320 architecture includes a timing bus generator, responsible for providing clocking to the data converters, FPGA and all synchronization circuits. When paired with the 7070, the FlexorSet's built-in functions include setup and support of the timing generator to produce the predefined data conversion profiles. This simplifies operation by allowing users to easily change profiles through software.

The timing bus generator has a built in frequency synthesizer that allows the board to operate without the need of an external sample clock. If users prefer, an external clock can be accepted on a front panel coax connector. In addition, the connector can be programmed to accept a 10 MHz system reference, locking the on-board clock to the reference that enables synchronization across multiple boards.

A front panel LVTTTL Gate/Trigger/Sync connector is also included on the board. Users can program the connector's function to operate in one of three modes to match the application requirements. ►

**► Specifications**

**Front Panel Analog Signal Inputs**

**Input Type:** Transformer-coupled, front panel SSMC connectors

**Transformer Type:** Mini-Circuits TC1-1-13M

**Full Scale Input:** +6.6 dBm into 50 ohms

**3 dB Passband:** 4.5 to 3000 MHz

**A/D Converters**

**Type:** Texas Instruments ADC32RF45

**Sampling Rate and Resolution:** See table below

**Front Panel Analog Signal Outputs**

**Output Type:** Transformer-coupled, front panel SSMC connectors

**Transformer Type:** Coil Craft WBC4-14L

**Full-Scale Output:** +4 dBm into 50 ohms

**3 dB Passband:** 1.5 MHz to 1200 MHz

**D/A Converters**

**Type:** Texas Instruments DAC39J84

**Sampling Rate and Resolution:** See table below

**Sample Clock Sources:** Timing bus generator provides A/D and D/A clocks

**Timing Bus Generator**

**Clock Source:** Selectable from on-board frequency synthesizer or front panel external clock

**Synchronization:** Frequency synthesizer can be locked to an external 10 MHz PLL system reference

**External Clock**

**Type:** Front panel SSMC connector, sine wave, 0 to +10 dBm, AC-coupled, 50 ohms

**External Trigger Input**

**Type:** Front panel SSMC connector  
**Function:** Programmable functions include: trigger, gate, sync and PPS

**Field Programmable Gate Array**

**Standard:** Xilinx Virtex-7 XC7VX330T-2

**Option -076:** Xilinx Virtex-7 XC7VX690T-2

**Custom FPGA I/O**

**Parallel (Option -104):** 16 pairs of LVDS connections between the FPGA and a card-edge connector for custom I/O

**Optical (Option -110):** User configurable VITA-66.4, 12X (with VX690T) or 4X (with VX330T) duplex lanes

**Memory**

**Type:** DDR3 SDRAM

**Size:** Four banks, 1 GB each

**Speed:** 800 MHz (1600 MHz DDR)

**PCI-Express Interface**

**PCI Express Bus:** Gen. 1, 2 or 3: x4 or x8;

**Environmental:** Level L1 air-cooled

**Size:** 3.937 in. x 6.717 in. (100 mm x 170.6 mm)

**Model 8266**

The Model 8266 is a fully-integrated PC development system for Pentek Cobalt, Onyx and Flexor PCI Express boards. It was created to save engineers and system integrators the time and expense associated with building and testing a development system that ensures optimum performance of Pentek boards.



**Ordering Information**

**Model Description**  
7070-320 2-Channel 3.0 GHz A/D, 2-Channel 2.8 GHz D/A with Virtex-7 FPGA - x8 PCIe

**Options:**

-076 XC7VX690T-2 FPGA  
-104 LVDS FPGA I/O to card-edge connector  
-110 VITA-66.4 12X (with VX690T), 4X (with VX330T) optical interface

*Contact Pentek for availability of rugged and conduction-cooled versions*

**Model Description**  
8266 PC Development System See 8266 Datasheet for Options

Pre-configured Conversion Profiles*							
Converter Sample Rate	A/D Converter				D/A Converter		
	Output Resolution	Decimation	Output Data Rate**	Real / Complex	Interpolation	Input Data Rate**	Real / Complex
3.0 GHz	16 bit	4	3.0 GB/sec	complex	n/a	n/a	n/a
2.8 GHz	16 bit	4	2.8 GB/sec	complex	2	5.6 GB/sec	complex
2.8 GHz	16 bit	4	2.8 GB/sec	complex	4	2.8 GB/sec	complex
2.5 GHz	12 bit	bypass	5.0 GB/sec	real	n/a	n/a	n/a
2.0 GHz	14 bit	bypass	4.0 GB/sec	real	2	4.0 GB/sec	complex
2.0 GHz	14 bit	bypass	4.0 GB/sec	real	2	2.0 GB/sec	real
1.0 GHz	14 bit	bypass	2.0 GB/sec	real	1	2.0 GB/sec	real

\* Other modes can be custom-configured by the user

\*\* Per channel, output data rates are subject to maximum PCIe bus speeds of the host computer